


PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

| | | | |
|--|--|--|--|
| (51) International Patent Classification ⁶ : H01L | | A2 | (11) International Publication Number: WO 99/66540 |
| | | | (43) International Publication Date: 23 December 1999 (23.12.99) |
| (21) International Application Number: PCT/NO99/00208 | | (81) Designated States: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GE, GH, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, US, UZ, VN, YU, ZA, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG). | |
| (22) International Filing Date: 18 June 1999 (18.06.99) | | Published <i>In English translation (filed in Norwegian). Without international search report and to be republished upon receipt of that report.</i> | |
| (30) Priority Data: 60/089,830 19 June 1998 (19.06.98) US 19985729 8 December 1998 (08.12.98) NO | | | |
| (71) Applicant (for all designated States except US): OPTICOM ASA [NO/NO]; P.O. Box 1872 Vika, N-0124 Oslo (NO). | | | |
| (72) Inventors; and (75) Inventors/Applicants (for US only): JACKSON, Thomas [US/US]; 1348 Deerfield Drive, State College, PA 16801 (US). BONSE, Mathias [DE/US]; Apartment 125, 201 Vairo Boulevard, State College, PA 16803 (US). THOMASSON, Daniel, B. [US/US]; 240 Los Alamos Road, Santa Rosa, CA 95409 (US). HAGEN, Klauk [DE/US]; Apartment B, 1670 West College Avenue, State College, PA 16801 (US). GUNDLACH, David, J. [US/US]; Apartment Fl, 445 Waupelani Drive, State College, PA 16801 (US). | | | |
| (74) Agent: LEISTAD, Geirr, I.; Opticom ASA, P.O. Box 1872 Vika, N-0124 Oslo (NO). | | | |

(54) Title: INTEGRATED INORGANIC/ORGANIC COMPLEMENTARY THIN-FILM TRANSISTOR CIRCUIT



(57) Abstract

An integrated organic/inorganic complementary thin-film transistor circuit comprises a first and a second transistor which are operatively connected on a common substrate, wherein the first transistor is an inorganic thin-film transistor and the second an organic thin-film transistor. The inorganic thin-film transistor is an n-channel transistor and the organic thin-film transistor is a p-channel transistor or vice versa. Each of the transistors has a separate gate electrode and the organic active semiconductor material is in the case of a p-channel semiconductor in the organic thin-film transistor electrically isolated from the inorganic thin-film transistor. In a first method for fabricating a transistor circuit of this kind separate gate electrodes are deposited for each transistor on a common substrate, the material for the source and the drain electrode of the organic thin-film transistor are deposited on the same layer level in the thin-film structure of the organic thin-film transistor and in each case the organic active semiconductor material in an organic p-channel transistor is provided electrically isolated from the inorganic n-channel transistor, and the organic active semiconductor material in an organic n-channel transistor optionally electrically isolated from the inorganic p-channel transistor. In a more specific method for fabricating a complementary transistor circuit the inorganic active semiconductor is deposited in the form of hydrogenated amorphous silicon and an n⁺ doped layer of a silicon material is deposited as respectively source and drain areas in the organic transistor. A layer of pentacene is deposited over an isolated layer which is patterned such that the pentacene which forms the active semiconductor in the organic thin-film transistor is isolated electrically from the inorganic thin-film transistor.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

| | | | | | | | |
|----|--------------------------|----|--|----|--|----|--------------------------|
| AL | Albania | ES | Spain | LS | Lesotho | SI | Slovenia |
| AM | Armenia | FI | Finland | LT | Lithuania | SK | Slovakia |
| AT | Austria | FR | France | LU | Luxembourg | SN | Senegal |
| AU | Australia | GA | Gabon | LV | Latvia | SZ | Swaziland |
| AZ | Azerbaijan | GB | United Kingdom | MC | Monaco | TD | Chad |
| BA | Bosnia and Herzegovina | GE | Georgia | MD | Republic of Moldova | TG | Togo |
| BB | Barbados | GH | Ghana | MG | Madagascar | TJ | Tajikistan |
| BE | Belgium | GN | Guinea | MK | The former Yugoslav Republic of Macedonia | TM | Turkmenistan |
| BF | Burkina Faso | GR | Greece | ML | Mali | TR | Turkey |
| BG | Bulgaria | HU | Hungary | MN | Mongolia | TT | Trinidad and Tobago |
| BJ | Benin | IE | Ireland | MR | Mauritania | UA | Ukraine |
| BR | Brazil | IL | Israel | MW | Malawi | UG | Uganda |
| BY | Belarus | IS | Iceland | MX | Mexico | US | United States of America |
| CA | Canada | IT | Italy | NE | Niger | UZ | Uzbekistan |
| CF | Central African Republic | JP | Japan | NL | Netherlands | VN | Viet Nam |
| CG | Congo | KE | Kenya | NO | Norway | YU | *Yugoslavia |
| CH | Switzerland | KG | Kyrgyzstan | NZ | New Zealand | ZW | Zimbabwe |
| CI | Côte d'Ivoire | KP | Democratic People's Republic of Korea | PL | Poland | | |
| CM | Cameroon | KR | Republic of Korea | PT | Portugal | | |
| CN | China | KZ | Kazakhstan | RO | Romania | | |
| CU | Cuba | LC | Saint Lucia | RU | Russian Federation | | |
| CZ | Czech Republic | LI | Liechtenstein | SD | Sudan | | |
| DE | Germany | LK | Sri Lanka | SE | Sweden | | |
| DK | Denmark | LR | Liberia | SG | Singapore | | |
| EE | Estonia | | | | | | |

Integrated inorganic/organic complementary thin-film transistor circuit.

The invention concerns an integrated inorganic/organic complementary thin-film transistor circuit, comprising a first and a second transistor which is operatively connected and provided on a common substrate, wherein the first
5 transistor is an inorganic thin-film transistor and the second transistor an organic thin-film transistor, and wherein the complementary thin-film transistor circuit forms a multilayer structure.

The present invention also concerns methods for fabricating an integrated inorganic/organic complementary thin-film transistor circuit, comprising a
10 first and a second transistor which are operatively connected and provided on a common substrate, wherein the first transistor is an inorganic thin-film transistor and the second transistor an organic thin-film transistor, and wherein the complementary thin-film transistor circuit forms a multilayer thin-film structure with successively deposited and patterned thin-film layers.

15 Integrated circuits of silicon realized as complementary metal-oxide semiconductors dominate the markets for a number of microelectronic applications such as microprocessors. But complementary circuits may also be of interest for more general application, e.g. in portable battery-operated electronic products, as they can provide very low static power dissipation for
20 digital circuits. It has, however, turned out to be difficult to realize complementary integrated thin-film circuits with sufficient performance for commercial applications.

Hydrogenated thin-film transistors of silicon (a-Si:H TFT) have found a new application in thin-film components, particularly in liquid crystal displays
25 with active matrix. However, complementary a-Si:H circuits are problematic, as the hole transport mobility typically is much lower than the electron transport mobility. Recently TFTs with organic active layers have been fabricated and with performance comparable to that which can be obtained with amorphous silicon devices (a-Si:H devices).

30 For instance there is in US patent no. 5 347 144 (Garnier & al.) disclosed a thin-film field-effect transistor with an MIS structure which includes a thin semiconductor layer between the source and drain electrode. The thin semiconductor layer contacts a surface of a thin-film made of isolating material which at its second surface contacts a conducting grid. The

semiconductor is made of at least one polyconjugated organic compound with a determined molecular weight. As organic semiconductor material Garnier & al. among others mention different various aromatic polycyclic hydrocarbons and among these polyacenes. The transistor of Garnier & al. is
5 stated to be particularly suited as a switching or amplifying device.

Also simple organic complementary thin-film transistor circuits have been discussed in the literature, but have not shown the desired performance properties. Further attempts have been made building complementary circuits with combinations of inorganic and organic devices on separate substrates
10 and with external connection.

In US patent no. 5 625 199 (Baumbach & al.) there is, however, disclosed a complementary circuit with an inorganic n-channel thin-film transistor and an organic p-channel thin-film transistor. The n-channel thin-film transistor employs hydrogenated amorphous silicon as active material and the
15 p-channel of the organic thin-film transistor employs α -hexathienylene (α -6T) as active semiconductor material. The complementary thin-film transistor circuit according to Baumbach & al. can be used for implementing an integrated complementary inverter or other complementary circuits.

The integrated complementary inorganic/organic thin-film transistor
20 according to Baumbach & al. is, however, encumbered with a number of disadvantages both from a processual point of view as well as with regard to general application in more comprehensive transistor circuits. Thus Baumbach & al. propose to provide respectively the source and drain electrodes on both sides of the organic semiconductor layer, something which
25 firstly is not necessary and additionally comports a number of disadvantages in the fabrication. Further the source and drain contacts of the organic thin-film transistor must be formed in different steps and it will also be difficult to pattern contacts on the top of the organic semiconductor unless shadow masks are used.

Nor has the complementary thin-film transistor according to Baumbach an isolated organic semiconductor material in the organic thin film transistor. As it will be desirable to be able to turn the inorganic transistor on and to turn the organic transistor off or vice versa using potential with the same sign, this may be problematic. In the complementary thin-film transistor
30 according to Baumbach & al. it is probable that an undesirable large leakage
35

will be problematic if the complementary thin-film transistor shall be used in complex circuits. An inverter realized according to Baumbach & al. switches as stated in the cited US patent at about 5V at a supply voltage of 7.2 V.

5 Another disadvantage of the complementary thin-film transistor according to Baumbach & al. is that a common gate electrode is used both for the n-channel and the p-channel transistor. More complex transistor circuits built from complementary devices shall require that common electrodes are not used in these. Even in simple inverters a common gate electrode will give increased stray capacitance. Further it shall be remarked that the
10 complementary thin-film transistor according to Baumbach & al. uses the inorganic transistor as n-channel transistor and the organic transistor as p-channel transistor, something which is understandable in light of the materials proposed. It is, however, evident from Baumbach & al. that the use of organic materials which may be used for forming active semiconductors of
15 the n-type demands relatively complicated and costly fabricating processes and hence is not easy to realize for the time being.

A first object of the present invention is hence to overcome the disadvantages which are connected with prior art and particularly to provide an integrated complementary inorganic/organic thin-film transistor circuit which is suited
20 for use in large transistor circuits. Another object is to provide complementary thin-film transistor circuits which allow a cheap fabrication and simultaneously have low static power consumption, such that they can be used in portable battery-operated equipment.

A further object of the present invention is to provide an uncomplicated and
25 inexpensive method for fabricating integrated complementary inorganic/organic thin-film transistor circuits and this in as few process steps as possible, while a device with good electric properties is obtained and whereby it particularly shall be possible to realize the inorganic transistor as an n-channel transistor and the organic transistor as a p-channel transistor or
30 vice versa.

The above-mentioned and other objects are achieved with an integrated inorganic/organic complementary thin-film transistor circuit which according to the invention is characterized in that the organic thin-film transistor is an n-channel transistor and that the organic thin-film transistor is a p-channel
35 transistor, or vice versa, the organic active transistor material in each case

being respectively a p-channel organic semiconductor material or an n-channel organic semiconductor material, that separate gate electrodes are provided for each of the transistors, that the organic active semiconductor in an organic p-channel transistor in each case is provided electrically isolated
5 from the inorganic n-channel transistor, and that the organic active semiconductor in an organic n-channel transistor optionally is provided electrically isolated from the inorganic p-channel transistor.

According to the invention the inorganic active semiconductor material is advantageously selected among hydrogenated amorphous silicon (a-Si:H),
10 hydrogenated or unhydrogenated microcrystalline silicon (μ c-Si:H; μ c-Si), hydrogenated or unhydrogenated polycrystalline silicon (pc-Si:H;pc-Si), single crystal silicon, copper-doped polycrystalline germanium (pc-Ge:Cu), cadmium selenide (CdSe), cadmium telluride (CdTe), or composite inorganic semiconductors based on said materials, possibly in single crystal form.

15 Where the inorganic thin-film transistor is an n-channel transistor, the inorganic active semiconductor material is preferably amorphous silicon (a-Si:H), and where the inorganic transistor is a p-channel transistor, the inorganic active semiconductor material is preferably a p-channel silicon material, particularly p-channel hydrogenated amorphous silicon (a-Si:H).

20 In an advantageous embodiment the active semiconductor material in the inorganic thin-film transistor comprises at least one polyconjugated organic compound with a specific molecular weight. It is then advantageous that the polyconjugated organic compound or compounds are selected among conjugated oligomers, polycyclic aromatic hydrocarbons, particularly
25 polyacenes, or polyenes.

Where the organic thin-film transistor is a p-channel transistor, it is advantageous that the organic active semiconductor material is pentacene, and where the organic thin-film transistor is an n-channel transistor, it is advantageous that the organic active semiconductor material is copper
30 hexadecafluorophthalocyanide.

Finally, it is according to the invention particularly advantageous that the source electrode and the drain electrode of the organic thin-film transistor is provided in one and the same level in the thin-film structure of the organic thin-film transistor.

A first method for fabricating an integrated inorganic/organic complementary thin film transistor circuit is according to the invention characterized by forming the inorganic thin-film transistor as an n-channel transistor and the organic thin-film transistor as a p-channel transistor by depositing
5 respectively an n-channel inorganic active semiconductor material and a p-channel organic active semiconductor material or correspondingly forming the organic thin-film transistor as an n-channel transistor and the inorganic thin-film transistor as a p-channel transistor by depositing respectively an
10 n-channel organic active semiconductor material and a p-channel inorganic active semiconductor material, depositing separate gate electrodes for respectively the first and the second transistor on a common substrate, depositing material for the source electrode and the drain electrode of the organic thin-film transistor on the same level in the thin-film structure of the
15 organic thin-film transistor and in each case providing the organic active semiconductor material in an organic p-channel transistor electrically isolated from the inorganic n-channel transistor and optionally providing the organic active semiconductive material in an organic n-channel transistor electrically isolated from the inorganic p-channel transistor.

A second method for fabricating an integrated inorganic/organic
20 complementary thin-film transistor circuit is according to the invention characterized by comprising steps for depositing separate gate electrodes of a first metal for each of the two transistors on a common substrate, depositing separate inorganic isolators of silicon nitride (SiN_x) over each gate electrode, depositing an inorganic active semiconductor in the form of
25 hydrogenated amorphous silicon (a-Si:H) above one of the gate electrodes which thus forms the gate electrode of the first transistor, depositing and patterning an n^+ doped layer of either hydrogenated amorphous silicon ($\text{n}^+\text{a-Si:H}$) or hydrogenated microcrystalline silicon ($\text{n}^+\mu\text{c-Si:H}$) or hydrogenated polycrystalline silicon ($\text{n}^+\text{pc-Si:H}$) as source and drain contacts
30 for the first transistor, depositing and patterning the source and drain electrodes of the first transistor in form of a second metal over the source and drain contacts thereof, depositing and patterning the source and drain electrodes for the second transistor in the form of a third metal in the same layer level in the thin-film structure, forming an isolating double layer over
35 the whole organic thin-film transistor and patterning this such that the source and drain electrodes and the gate isolator in the second transistor become exposed, whereafter a layer of pentacene is deposited above the isolating

double layer and the exposed portion of the second transistor, the pentacene layer in the exposed portion forming the active semiconductor material of the organic thin-film transistor and being provided electrically isolated against the additional pentacene layer broken by a re-entrant edge of the profile of the isolating double layer.

In an advantageous embodiment of the last-mentioned method according to the invention the steps for forming the inorganic thin-film transistor are realized in a tri-layer process which forms an inverted staggered three-layer structure.

In another advantageous embodiment of the last-mentioned method according to the invention the steps for forming the inorganic thin-film transistor are realized in a back-channel etch process.

In an advantageous embodiment of the last-mentioned method according to the invention the active semiconductor in the form of pentacene in the organic thin-film transistor is isolated by a re-entrant profile of a broken double layer of polymethylmetacrylate (PMMA) and Novolac photoresist.

In an advantageous embodiment of the last-mentioned method according to the invention gold is evaporated thermally for forming the source and drain electrodes of the organic thin-film transistor.

Finally, the pentacene layer which is deposited over the isolating double layer can optionally be removed.

The invention shall now be explained in more detail in connection with exemplary embodiments and with reference to the accompanying drawings wherein

fig. 1 shows a complementary thin-film transistor circuit according to prior art as exemplified by the above-mentioned US patent No. 5 675 199,

fig. 2a a first embodiment of the complementary thin-film transistor circuit according to the invention,

fig. 2b a second embodiment of a complementary thin-film transistor circuit according to the invention,

fig. 2c a variant of the embodiment in fig. 2b.

fig. 3a a third embodiment of the complementary thin-film transistor circuit according to the invention.

fig. 3b a fourth embodiment of the complementary thin-film transistor circuit according to the invention.

- 5 fig. 3c a fifth embodiment of the complementary thin-film transistor circuit according to the invention.

fig. 3d a variant of the embodiment in fig. fig. 3c,

figs. 4a-4r schematically the process steps in an embodiment of a method according to the present invention,

- 10 figs. 5a-5d a tri-layer etch process as used with a method according to the present invention.

figs. 6a-6c a back-channel etch process as used with a method according to the present invention.

- 15 fig. 7a schematically a section through an inverter realized with the complementary thin-film transistor circuit according to the present invention,

fig. 7b the circuit diagram of the inverter in fig. 7a.

fig. 7c a line drawing based on a microphotograph of the actual inverter in fig. 7a realized in thin film technology.

fig. 8a the voltage transfer curve for an inverter realized as in fig. 7a,

- 20 fig. 8b a diagram of the transient current for an inverter realized as in fig. 7a,

fig. 9a a line drawing based on a microphotograph of an actual NAND gate realized with complementary thin-film transistor circuits according to the present invention,

fig. 9b a circuit diagram of the NAND gate in fig. 9a,

- 25 fig. 9c the output voltage of the NAND gate in fig. 9a,

fig. 10 a line drawing based on a microphotograph of an actual five-stage ring oscillator realized with complementary thin-film transistor circuits according to the present invention,

fig. 11 the circuit diagram of the ring oscillator in fig. 10.

figs. 12a-12c respectively the gate delay, the power dissipation and the power dissipation product for the ring oscillator in fig. 10 as function of the supply voltage, and

- 5 figs. 13a-c respectively the gate delay, the power dissipation and the power dissipation product as function of the supply voltage for an eleven-stage ring oscillator realized with complementary thin-film transistor circuits according to the present invention.

First there shall now be given a discussion of prior art with the
10 above-mentioned US patent No. 5 625 199 (Baumbach & al.) as starting point. Therein is disclosed a complementary circuit with inorganic n-channel thin-film transistor and an organic p-channel thin-film transistor, such as rendered in fig. 1. For both transistors a common gate electrode 2 of metal is provided on a substrate 1. Over the gate electrode is provided a dielectric 3
15 which forms the gate isolator and which typically is made of a non-conducting polymer. Over the gate isolator 3 then follows a layer 4 of undoped amorphous silicon which forms the active layer of the inorganic n-channel transistor. On the a-Si layer 4 is provided a patterned isolation layer 5 which serves to prevent short circuit between the source and drain
20 areas of the n-channel transistor. Over the layers 3, 4 and 5 a further layer 6 of n^+ amorphous silicon has been deposited and provides electrical contact to the active amorphous silicon layer 4. The source/drain electrodes 7 are deposited patterned such that the source electrode and drain electrode of the n-channel transistor are not short-circuited. The metal layer 7 is besides
25 patterned such that the n-channel and the p-channel transistors in the circuit are connected. Consequently the layer 7 extends towards the p-channel transistor and forms the source contact therein. Now follows a layer 8 of an isolating material, for instance silicon nitride, polyimide or another dielectric in order to isolate the source/drain electrodes 7 against the active organic
30 semiconductor layer 9 which is formed of α -hexathienylene (α -6T) and which for instance may be deposited by vacuum sublimation. Finally, the prior art circuit comprises the drain electrode 10 of the p-channel transistor. The contact metal may be made of an evaporated or sputtered layer of Au or Ag and will be connected to the positive supply voltage. This prior art
35 complementary transistor circuit is then in a final step coated with a

passivation layer 11, e.g. of silicon nitride or polyimide, to protect the circuit.

A section through a first embodiment of a complementary transistor circuit according to the present invention is shown in fig. 2a. Separate gate electrodes for respectively the inorganic and the organic transistor are deposited on a substrate and covered by a layer of silicon nitride which forms the gate isolator. The inorganic active semiconductor material is here shown in the form of hydrogenated amorphous silicon (a-Si:H) and provided such that it registers with the gate electrode of the inorganic transistor, but also extends beyond this where it forms n^+ doped areas for source and drain in the inorganic transistor. The contact material proper for the drain or source electrode is itself then deposited over the active semiconductor material and mutually isolated by a patterned isolation layer of silicon nitride. The material of the source electrode of the inorganic transistor may be of another metal than the metal in the gate electrode. Correspondingly the contact material for the source and drain electrodes of the organic transistor is deposited over the gate isolator such that the source and drain electrodes of the organic transistor in each case are located on the same level in the thin-film structure. Over both the inorganic and the organic transistors' source and drain contacts a double layer of respectively polymethylmetacrylate and Novolac photoresist is provided, but patterned such that the portion between the source and drain electrodes in the organic transistor is exposed, the isolating double layer in this area in section having a re-entrant profile. The organic active semiconductor material is now provided in the form of a layer over the isolating double layer where this has not been removed and in the exposed portion thereof, such that the semiconductor material contacts both the source and the drain electrodes of the organic transistor and simultaneously also registers with the gate electrode of organic transistor. The broken re-entrant profile and the isolating double layer provide a secure electrical isolation between the organic transistor and the inorganic transistor. Of course, the active organic semiconductor material optionally may be removed where it covers the isolating double layer. In fig. 2a it is, however, retained.

It is to be understood that the active inorganic semiconductor material is not restricted to a hydrogenated amorphous silicon, but may well consist of

hydrogenated microcrystalline or polycrystalline silicon. The source and drain material may also be deposited separately and be different from the channel area, e.g. n^+ doped microcrystalline hydrogenated silicon.

Correspondingly the organic active semiconductor material in the organic transistor is not restricted to pentacene, but may generally be made of
5 polyconjugated organic compounds with suitable properties and be formed by several such. As example of such polyconjugated organic compounds and as known in the art, it may be mentioned conjugated oligomers, the units of which includes or consists of phenylene groups which may be substituted,
10 ortho-fused or ortho- and peri-fused aromatic polycyclic hydrocarbons with 4 to 20 fused rings, polyenes with the formula $H-C(T_1)=C(T_2)-H$ where T_1 and T_2 independently represent $-H$ or a lower alkyl and r is an integer which may vary from 8 to 50, as well as conjugated oligomers whose repeating units contain at least a five-link heterocycle. Generally shall a
15 polyconjugated compound used as active semiconductor material in the organic semiconductor transistor contain at least 8 conjugated bonds and have a molecular weight which is not greater than about 2000. For a more comprehensive discussion of these materials it shall besides be referred to the above-mentioned US patent no. 5 347 144 (Garnier & al.).

20 As an alternative to the embodiment in fig. 2a, the isolation of the active semiconductor material in the p-channel transistor may be achieved with a simplified version of the complementary thin-film transistor circuit. In fig. 2b this is shown by providing a photoresist layer over the complementary thin-film transistor circuit, whereafter the organic active semiconductor
25 material is removed outside the organic thin-film transistor. The mask layer of the photoresist may be retained as shown in fig. 2b, but it may also be removed such this is shown in fig. 2c. In each case the active semiconductor material in the organic transistor becomes electrically isolated against the inorganic transistor. In that connection it shall be remarked that generally it
30 has been regarded as a problem to remove active organic semiconductor material by etching, as such materials usually are damaged or destroyed when they are subjected to common photoresists and chemicals for treatment of the photoresist. However, it has turned out that a water-based etch process with water-based material provides very good results. In the patterning of e.g.
35 organic optoelectronic material may e.g. polyvinyl alcohol as solvent and gelatine as photoresist be an advantageous alternative. Besides are both

photolithography and printing other possible alternatives to etching – particularly printing may in the long run turn out to be both the simplest and cheapest.

5 Fig. 3a shows a section through an organic/inorganic thin-film transistor according to the present invention where an organic thin-film transistor with an n-channel organic semiconductor is employed. Fig. 3 shows the simplest embodiment possible, wherein separate gate electrodes are provided on the substrate, the gate isolator consists of the same material in both cases and the metal for the source/drain electrode similarly is the same for both transistors.

10 As an example of an organic n-channel material may be mentioned copper hexadecafluorophthalocyanine ($F_{16}CuPc$) (see Y.Y. Lin & al., "Organic complementary ringoscillators", Appl. Phys. Lett., Vol. 74 No. 18 (1999)). This organic semiconductor shows field-effect mobilities up to 10^{-2} cm/Vs and is not as sensitive to external conditions as other organic semiconductor materials of the n-type such as buckminsterfullerene (C_{60}).

Organic n-channel thin-film transistors based on copper-hexadecafluorophthalocyanine ($F_{16}CuPc$) or another organic semiconductor material of the n-type may be combined with one of several inorganic p-channel semiconductor materials in order to form the
20 complementary thin-film transistor circuit.

As examples of suitable inorganic semiconductors of the p-type may be mentioned p-channel amorphous silicon which has field effect mobilities comparable with $F_{16}CuPc$, or copper-doped polycrystalline germanium (pc-Ge:Cu) which in the literature is shown used in combination with
25 indium-doped cadmium selenide (Cd-Se:In) in a complementary polycrystalline thin-film technology (see J. Doutreloigne & al., "The electrical performance of a complementary CdSe:In/Ge:Cu thin film transistor technology for flat panel displays", Solid-State Electronics, Vol. 34 No. 2 (1991)). Polycrystalline germanium has displayed field-effect
30 mobilities of about 5-15 cm²/Vs, but requires a more complicated processing than amorphous silicon.

Fig. 3b shows an embodiment of the complementary thin-film transistor circuit according to the invention with an n-channel transistor. The embodiment in fig. 3b is analog to that in fig. 2a, but with the same metal used for the source and drain electrodes in both transistors. The isolating double layer may be realized as in fig. 2a, namely consisting of polymethylmetacrylate and Novolac photoresist such that the portion above the n-channel organic semiconductor is exposed, the isolating double layer also here being broken by a re-entrant profile. The active semiconductor in the n-channel organic transistor will then be isolated from the p-channel inorganic transistor, something which may be advantageous, but which is not a necessary condition for using an organic active n-channel semiconductor material.

The isolation of the organic active n-channel semiconductor material may also be achieved in corresponding manner as shown for the embodiment in fig. 2b, namely as shown in fig. 3c, where a photoresist is etched and masked such that the n-channel organic active semiconductor is isolated. The etch mask, i.e. the photoresist, may also here be removed from the organic n-channel transistor and it is then obtained the variant which is shown in fig 3d of the embodiment in fig. 3c.

There shall now with reference to figs. 4a-4r which schematically show the process scheme for integrated complementary a-Si:H organic transistor technology be given a description of specific features in the fabrication of the complementary thin-film transistor circuit according to the invention. The inorganic a-Si:H thin-film transistor is made in a process which provides an inverted staggered three-layer structure, something which shall be described more closely in the following. The layers of a-Si:H/SiN were deposited using of plasma-enhanced chemical vapour deposition. The subsequent process step comprises standard lithographic methods and wet etching techniques as well as sputtered deposition of source and drain metal for the inorganic thin-film transistor. The source and drain electrodes of the organic thin-film transistor were deposited by means of thermal evaporation. In order to isolate the active semiconductor material of the organic thin-film transistor, in this case pentacene, a re-entrant photoresist profile was used consisting of polymethylmetacrylate (PMMA) and Novolac photoresist which together forms an isolating double layer in the complementary transistor circuit. This is a necessary step, as thin-film transistors with pentacene as

p-channel active semiconductor material usually will have a positive threshold, i.e. a positive voltage must be used on the gate electrode to turn the transistor off. It is hence necessary to isolate an active p-channel semiconductor of pentacene in the organic transistor in order to prevent leakage in the pentacene layer, but as pentacene is sensitive to most forms of chemical processing, it is difficult to achieve isolation with the use of photolithography after the deposition of the organic semiconductive layer. With the method according to the invention the isolation is achieved during the deposition of the pentacene layer by breaking this over the re-entrant double-layer profile in the organic transistor. The maximum temperature which was used during the fabrication was 250°C.

Now the process steps for the fabrication of a transistor of this kind shall explicitly be discussed with a concrete short reference to figs. 4a-4r which, however, substantially will be self-explanatory to a person skilled in the art. In fig. 4a the gate electrode metal is deposited on the substrate by sputtering and then the separate gate electrodes are patterned with a first mask I as shown in fig. 4b. By means of plasma-enhanced chemical vapour deposition, a tri-layer structure is thereafter deposited, consisting of a gate isolator SiN_x over both gate electrodes, thereabove a layer of hydrogenated amorphous silicon and finally an isolation layer, once again formed of silicon nitride, such as shown in fig. 4c. In the subsequent step shown in fig. 4d a photoresist is now patterned with another mask II in order to actively define a thin-film transistor with hydrogenated amorphous silicon. In fig. 4e the uppermost silicon nitride layer is etched and in the subsequent process step in fig. 4f the layer of hydrogenated amorphous silicon is etched. In the process step shown in fig. 4g a photoresist is patterned for etching of i-stopper and the lowermost nitride layer by means of a third mask III. The etching itself of the i-stopper and the lowermost silicon nitride layer is shown in fig. 4h.

In order to realize the source and drain areas of the n-channel transistor as shown in fig. 4i $n^+ \text{a-Si:H}$ is now deposited by means of plasma-enhanced chemical vapour deposition and in the subsequent process step in fig. 4j this takes place by means of a fourth mask IV for patterning a photoresist for lift-off of source/drain electrode metal. This is sputtered in the process step as shown in fig. 4k and is denoted with M2 which may be a metal different from the first metal used in the gate electrodes. In the process step shown in fig. 4l the source/drain metal M2 for the organic transistor was lifted off and

then follows in the process step shown in fig. 4m an etching of the n^+ layer of hydrogenated amorphous silicon which hence shall provide the source and drain areas of the inorganic transistor.

Now follows in the process step shown in fig. 4n a patterning of a photoresist for lift-off of the metallization of the organic thin-film transistor. This takes place by means of a fifth mask V. A metal layer of a third metal M3 is now deposited over the whole transistor circuit, as shown in fig. 4o, and then follows the lift-off of this metal layer M3, such that the organic thin-film transistor appears with source and drain electrodes of the metal M3 provided in the same level in the thin-film structure. In order to isolate the organic thin-film transistor electrically against the inorganic thin-film transistor is now by means of photo-lithography deposited a double layer consisting of polymethylmetacrylate PMMA and for instance Novolac photoresist. The isolating double layer is patterned such that the source and drain electrodes of the metal M3 for the organic thin-film transistor are exposed between re-entrant broken profiles of the isolating double layer, such this is shown in fig. 4q. Finally is now the organic active semiconductor material deposited in the form of pentacene over the whole circuit and provides in the exposed portion the active p-channel semiconductor material of the organic transistor. It shall be understood that the pentacene layer where it covers the isolating double layer besides may be removed therefrom in a concluding not shown process step. Further may, of course, electrically isolating passivation and planarization layers be deposited over the whole complementary thin-film circuit, such this is known in the art, but not here specifically shown. The complementary organic thin-film transistor circuit according to the invention now appears substantially as shown in fig. 4r and corresponding to the embodiment shown in fig. 2a.

The tri-layer etch process as used with the present invention and as rendered in the process steps as shown in figs. 4c-h shall now be discussed in somewhat greater detail with reference to figs. 5a-5d. In the tri-layer etch process as shown in fig. 5a, a triple layer of silicon nitride, undoped hydrogenated amorphous silicon and a further layer of silicon nitride are deposited on the patterned gate electrode. The uppermost silicon nitride layer is patterned as shown in fig. 5b and an n^+ doped layer of amorphous hydrogenated silicon is deposited all over as shown in fig. 5c. The metal of the source and drain electrodes is patterned and the doped amorphous silicon

material over the uppermost silicon nitride layer etched away, as shown in fig. 5d. As the uppermost silicon nitride layer protects the channel area in the inorganic thin-film transistor, this etch step is not critical. However, the tri-layer process requires two deposition steps of amorphous silicon and as the source and drain electrodes must be patterned on the top of the uppermost silicon nitride layer which is patterned with the channel length, this requires a more aggressive photolithography for a given channel length.

The back-channel etch process is shown in fig. 6a-6c. An isolation layer of silicon nitride is deposited over the gate electrode and the substrate, and followed by undoped hydrogenated silicon and n^+ doped silicon as well as a further layer of n^+ doped hydrogenated amorphous silicon. This is shown in fig. 6a. The source and drain electrodes are patterned and the doped hydrogenated amorphous silicon in the channel area is etched away, such this is shown in fig. 6b and fig. 6c respectively. The back-channel etch process is very simple, but the etching of the n^+ doped hydrogenated amorphous silicon in the channel area is a critical step. Typically back-channel etching results in inorganic thin-film transistors with poorer quality than that may be obtained by using a three-layer etch process.

Fig. 7a shows a schematic section through an inverter formed with the integrated complementary thin-film transistor circuit according to the invention. Functionally the inverter in fig. 7a corresponds substantially to the complementary transistor circuit according to prior art as rendered in fig. 1, but is based on the embodiment according to the present invention such this for instance is shown in fig. 2a. As therein the organic transistor of the inverter is based on a p-channel semiconductor material, viz. pentacene, and hydrogenated amorphous silicon in doped and undoped form is used as the semiconductor material in the inorganic transistor. As the input signal to the inverter shall be conveyed to the gate electrodes, there is for this purpose provided a gate electrode contact as shown to left in fig. 7a. This gate electrode contact may then be deposited in the same process step as shown in fig. 4a-4b with the use of mask I. As in fig. 2a the isolating double layer of polymethylmetacrylate on Novolac photoresist will isolate both the organic transistor as well as the inverter gate contact against the inorganic transistor. Besides may also here the pentacene layer which is provided over the isolating double layer as well as over the gate electrode contact of the inverter, be removed. The well-known schematic circuit diagram of the

inverter shown in fig. 7b and an inverter realized with use of a complementary transistor circuit and a method according to the invention is shown by the line drawing in fig. 7c. The organic thin-film transistor is here located at left and the inorganic thin-film transistor in the complementary thin-film transistor circuit at right in fig. 7c.

Fig. 8a shows the voltage transfer curves for different supply voltages for an inverter with a β ratio of 1. The β ratio is here defined by

$$\beta = \frac{(W/L)_{a-Sr:H}}{W/L_{pentacene}}$$

In this regard it shall be remarked that in CMOS circuits both transistors may be operated both as driver and load. Due to a topological similarity β is sometimes defined as the width/length relationship W/L for the n-channel device divided by the length/width relationship for the p-channel device.

– The inverter shows sharp transitions with a gain which exceeds 22 for a supply voltage of 20 V. The on voltage of the inverter is equal to the supply voltage and the off voltage is 0 V. This shows the complete maintenance of the voltage levels of the complementary thin-film transistor circuit according to the invention. The transition current for the inverter reaches a top near the logic transition voltage and is otherwise very low, such this is evident from fig. 8b. This shows that the complementary thin-film transistor circuit according to the present invention has a true complementary behaviour.

With the complementary thin-film transistor circuit according to the present invention it is, of course, possible to realize logic gates as otherwise well-known in the CMOS-technology. An example of a complementary NAND-gate realized by means of a complementary transistor circuit according to the present invention is shown in the line drawing in fig. 9a and the corresponding schematic circuit diagram in fig. 9b. By connecting the output of the NAND gate to the inverter shown in fig. 7c a complementary AND gate is of course obtained, the output of which then becoming the inverted of the output signal from the NAND gate. The voltage transfer curve for different input voltages for the NAND gate is shown in fig. 9c and has the same properties as the voltage transfer curves for the simple inverter such these are shown in fig. 8a. A person skilled in the art will, of course, realize that generally may all logic gates as known in the CMOS technology and the corresponding Boolean functions be realized with the use of a NAND gate as

shown in fig. 9a and inverters as shown in fig. 7c. The integrated complementary thin-film transistor circuit according to the invention is generally used for realizing logic gates in complementary thin-film technology.

- 5 By means of the integrated complementary thin-film circuits ring oscillators were made with respectively 5 and 11 inverter stages and with different β ratios. These ring oscillators show a single gate delay as low as 5 μ s, a gate power dissipation less than 0.2 μ W per stage and a power delay product as low as 15 pJ. The gate delay decreases fast with the increasing supply
10 voltage, such that high operating frequencies may be obtained with the relatively low supply voltage.

A line drawing of a five-stage ring oscillator is shown in fig. 10 and with the circuit diagram rendered in fig. 11. In addition to the five inverter stages an additional sixth inverter is used for isolating the circuit from the capacity
15 load of an oscilloscope used for measuring the characteristics of the ring oscillator. From the measured oscillation frequency the delay of a single inverter stage can be derived. Fig. 12a shows the single gate delay for the shown five-stage ring oscillator, fig. 12b power dissipation and fig. 12c the power delay product for the same, all figures showing these characteristics
20 for a β ratio of 1/2.

A ring oscillator with eleven inverter steps is realized in corresponding manner with the use of the integrated complementary thin-film circuit according to the present invention, but not shown herein. Fig. 13a, 13b and 13c, however, show the corresponding characteristics for this eleven-stage
25 ring oscillator as shown in fig. 12a-12c; but with a β ratio of 1/3.

The methods according to the present invention are simple and hence make it possible to fabricate integrated complementary thin-film transistor circuits according to the invention at low costs. Complementary transistor circuits have an inherent low static power consumption, something which is of
30 importance for applications based on battery power. This makes the complementary thin-film transistor circuit according to the invention applicable in control circuits for liquid crystal displays in portable PCs, so-called "lap-tops" or for low-level implementation such as programmable tags. The circuits according to the invention have high switching
35 amplification and very good maintenance of the logic level in addition to low

static power consumption. The gate delay in the transistor circuits fabricated according to the invention measured by means of ring oscillators is as mentioned as low as 5 μ s, the fastest speed up to now obtained with circuits which use organic transistors.

- 5 The hybrid integrated complementary thin-film technology, wherein the organic thin-film transistor may be an n-channel transistor and the organic transistor a p-channel transistor or vice versa, is of course, not restricted to use of the active semiconductor materials as mentioned in the exemplary embodiments. The on-going development of suitable organic as well as
- 10 inorganic semiconductor materials makes it probable that in the future both n- as well as p-channel active organic semiconductor materials and correspondingly n- as well as p-channel inorganic active semiconductor materials with further improved properties may be employed. Composite inorganic semiconductor compounds may be of interest and the same applies
- 15 to single crystal silicon, while on the other hand gallium arsenide for the time being appears less probable, but shall in no way be excluded in future hybrid complementary thin-film transistor circuits of the kind disclosed herein.

CLAIMS

1. An integrated inorganic/organic complementary thin-film transistor circuit comprising a first and a second transistor which are operatively connected and provided on a common substrate, wherein the first transistor is
5 an inorganic thin-film transistor and the second transistor an organic thin-film transistor, and wherein the complementary thin-film transistor circuit forms a multilayer thin-film structure, characterized in that the inorganic thin-film transistor is an n-channel transistor and that the organic thin-film transistor is a p-channel transistor, or vice versa, the
10 organic active transistor material in each case being respectively a p-channel organic semiconductor material or an n-channel organic semiconductor material,
that separate gate electrodes are provided for each of the transistors,
that the organic active semiconductor in an organic p-channel transistor in
15 each case is provided electrically isolated from the inorganic n-channel transistor, and
that the organic active semiconductor in an organic n-channel transistor optionally is provided electrically isolated from the inorganic p-channel transistor.
- 20 2. A complementary thin-film transistor circuit according to claim 1, characterized in that the inorganic active semiconductor material is selected among hydrogenated amorphous silicon (a-Si:H), hydrogenated or unhydrogenated microcrystalline silicon (μ c-Si:H; μ c-Si), hydrogenated or unhydrogenated polycrystalline silicon (pc-Si:H;pc-Si), single crystal silicon,
25 copper-doped polycrystalline germanium (pc-Ge:Cu), cadmium selenide (CdSe), cadmium telluride (CdTe), or composite inorganic semiconductors based on said materials, possibly in single crystal form.
3. A complementary thin-film transistor circuit according to claim 2 wherein the inorganic transistor is an n-channel transistor,
30 characterized in that the inorganic active semiconductor material is hydrogenated amorphous silicon (a-Si:H).
4. A complementary thin-film transistor circuit according to claim 2, wherein the inorganic transistor is a p-channel transistor, characterized in that the inorganic active semiconductor material is a

p-channel silicon material, particularly p-channel hydrogenated amorphous silicon (a-Si:H).

- 5 5. A complementary thin-film transistor circuit according to claim 1, characterized in that the active semiconductor material in the organic thin-film transistor comprises at least one polyconjugated organic compound with a specific molecular weight.
- 10 6. A complementary thin-film transistor circuit according to claim 5, characterized in that the polyconjugated organic compound or compounds are selected among conjugated oligomers, polycyclic aromatic hydrocarbons, particularly polyacenes, or polyenes.
- 15 7. A complementary thin-film transistor circuit according to claim 6, wherein the organic thin-film transistor is a p-channel transistor, characterized in that the organic semiconductor material is pentacene.
- 18 8. A complementary thin-film transistor circuit according to claim 1, wherein the organic thin-film transistor is an n-channel transistor, characterized in that the organic active semiconductor material is copper hexadecafluorophthalocyanide ($F_{16}CuPc$).
- 20 9. A complementary thin-film transistor circuit according to claim 1, characterized in that the source electrode and the drain electrode of the organic thin-film transistor are provided in one and the same level in the thin-film structure of the organic thin-film transistor.
- 25 10. A method for fabricating an integrated inorganic/organic complementary thin-film transistor circuit comprising a first and a second transistor which are operatively connected and provided on a common substrate, wherein the first transistor is an inorganic thin-film transistor and the second transistor a organic thin-film transistor, and wherein the complementary thin-film transistor circuit forms a multilayer thin-film structure with successively deposited and patterned thin-film layers, characterized by forming the inorganic thin-film transistor as an n-channel transistor and the organic thin-film transistor as a p-channel transistor by depositing respectively an n-channel inorganic active semiconductor material and a p-channel organic active semiconductor material or correspondingly forming the organic thin-film transistor as an n-channel transistor and the inorganic thin-film transistor as a p-channel transistor by depositing
- 30

respectively an n-channel organic active semiconductor material and a p-channel inorganic active semiconductor material, depositing separate gate electrodes for respectively the first and the second transistor on a common substrate, depositing material for the source electrode and the drain electrode of the organic thin-film transistor on the same level in the thin-film structure of the organic thin-film transistor and in each case providing the organic active semiconductor material in an organic p-channel transistor electrically isolated from the inorganic n-channel transistor and optionally providing the organic active semiconductive material in an organic n-channel transistor electrically isolated from the inorganic p-channel transistor.

11. A method for fabricating an inorganic/organic complementary thin-film transistor circuit comprising a first and a second transistor which are operatively connected and provided on a common substrate, wherein the first transistor is an inorganic thin-film transistor and the second transistor an organic thin-film transistor, wherein the complementary thin-film transistor circuit forms a multilayer thin-film structure with successively deposited and patterned thin-film layers, and wherein the method is characterized by comprising steps for depositing separate gate electrodes of a first metal for each of the two transistors on a common substrate, depositing separate inorganic isolators of silicon nitride (SiN_x) over each gate electrode, depositing an inorganic active semiconductor in the form of hydrogenated amorphous silicon (a-Si:H) above one of the gate electrodes which thus forms the gate electrode of the first transistor, depositing and patterning an n^+ doped layer of either hydrogenated amorphous silicon (n^+ -a-Si:H) or hydrogenated microcrystalline silicon (n^+ - μ c-Si:H) or hydrogenated polycrystalline silicon (n^+ -pc-Si:H) as source and drain contacts for the first transistor, depositing and patterning the source and drain electrodes of the first transistor in form of a second metal over the source and drain contacts thereof, depositing and patterning the source and drain electrodes for the second transistor in the form of a third metal in the same layer level in the thin-film structure, forming an isolating double layer over the whole organic thin-film transistor and patterning this such that the source and drain electrodes and the gate isolator in the second transistor become exposed, whereafter a layer of pentacene is deposited above the isolating double layer and the exposed portion of the second transistor, the pentacene layer in the exposed portion forming the active semiconductor material of the organic

thin-film transistor and being provided electrically isolated against the additional pentacene layer broken by a re-entrant edge of the profile of the isolating double layer.

- 5 12. A method according to claim 11, characterized by realizing the steps for forming the inorganic thin-film transistor in a tri-layer process which forms an inverted staggered tri-layer structure.
13. A method according to claim 11, characterized by realizing the steps forming the inorganic thin-film transistor in a back-channel etch process.
- 10 14. A method according to claim 11, characterized by isolating the active semiconductor in the form of pentacene in the organic thin-film transistor by a re-entrant profile of a broken double layer of polymethylmetacrylate (PMMA) and Novolac photoresist.
- 15 15. A method according to claim 11, characterized by evaporating gold thermally for forming the source and drain electrodes of the organic thin-film transistor.
16. A method according to claim 11, characterized by optionally removing the pentacene layer which has been deposited over the isolating double layer.




Fig. 1 (PRIOR ART)




Fig.2a




Fig.2b






Fig.2c

*Fig. 3a**Fig. 3b*




Fig. 3c




Fig. 3d


SPUTTER OF GATE METAL:

Fig.4a

DEFINITION OF GATE METAL PATTERN (MASK I):

Fig.4b


PECVD OF TRI-LAYER:

Fig.4c


PATTERING OF PHOTORESIST FOR ACTIVE DEFINITION OF a-Si:H TFTs (MASK II):

Fig.4d


ETCHING OF TOP NITRIDE LAYER:

Fig.4e


ETCHING OF a-Si:H LAYER:

Fig.4f

PATTERNING OF PR FOR ETCH OF I-STOPPER AND BOTTOM NITRIDE LAYER (MASK III):




Fig.4g

ETCHING OF I-STOPPER AND BOTTOM NITRIDE LAYER:




Fig.4h

PECVD OF n^+ a-Si:H:




Fig.4i


PATTERNING OF PR FOR LIFTOFF (MASK IV):

Fig.4j


SPUTTERING OF SOURCE / DRAIN METAL OF a-Si:H TFTs:

Fig.4k


LIFTOFF OF a-Si:H SOURCE / DRAIN METAL:

Fig.4l


ETCHING OF n⁺ LAYER:

Fig.4m


PATTERING OF PHOTORESIST FOR LIFTOFF OF ORGANIC TFT METALLIZATION (MASK V):

Fig.4n


DEPOSITION OF TOP METALLIZATION:

Fig.4o


LIFTOFF OF TOP METALLIZATION:

Fig.4p


DOUBLE LAYER LITHOGRAPHY FOR ISOLATION:

Fig.4q


DEPOSITION OF PENTACENE ORGANIC SEMICONDUCTOR:

Fig.4r




Fig.5a




Fig.5b




Fig.5c




Fig.5d




Fig. 6a




Fig. 6b




Fig. 6c






Fig. 7a



VOLTAGE TRANSFER CURVE OF a-Si:H / PENTACENE INVERTER

Fig.8a



TRANSIENT CURRENT OF a-Si:H / PENTACENE INVERTER

Fig.8b




Fig. 9a




Fig. 9b




Fig. 9c




Fig. 12a




Fig. 12b




Fig. 12c




Fig. 13a




Fig. 13b




Fig. 13c

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ BLACK BORDERS
- ☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
- ☒ FADED TEXT OR DRAWING
- ☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
- ☐ SKEWED/SLANTED IMAGES
- ☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
- ☐ GRAY SCALE DOCUMENTS
- ☒ LINES OR MARKS ON ORIGINAL DOCUMENT
- ☒ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
- ☐ OTHER: _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.